| |
• Samsung Foundry Closed-Loop Design for Manufacturability (DFM) solution leverages data from design, test and manufacturing to identify and classify customer product yield limiters.
• Samsung Foundry has demonstrated more than 10 percent yield gains* in products that employed this innovative continuous learning solution.
• Closed-Loop DFM solution is built on Mentor® Calibre® and Tessent® platforms .
A successful yield ramp directly impacts customer product cost and time-to-market. In the Closed-Loop DFM flows, Samsung integrates its comprehensive DFM kits with its testing and manufacturing expertise to identify integrated circuit (IC) design patterns that are most likely to impact manufacturing yield, thereby helping customers improve design quality, yield, and ramp to production. The Samsung solution extracts customer yield-averse design patterns, feeds that information forward to optimize manufacturing and testing, and closes the loop with feedback from silicon results for product design and yield improvement. This solution is not only useful to initial customer designs, but it also allows learnings from current production designs to be applied to next-generation designs from that same customer across entire product families.
“Samsung is committed to helping our customers to ramp up as quickly as possible and get to market faster with their semiconductor designs,” said JaeHong Park, senior vice president, Design Services, Samsung Foundry. “Our Closed-Loop DFM solution, which is built on top of Mentor platforms, gives our customers deeper, faster insight into design hotspots, improving quality and yield. Our work has shown more than 10 percent product yield gains in the initial phase of production when compared to the same design without our Closed-Loop DFM system applied.”
“This new use model for the Calibre and Tessent platforms is another milestone in our continued partnership with Samsung,” said Joe Sawicki, vice president and general manager of the Design-to-Silicon division at Mentor Graphics. “Our joint customers can use Closed-Loop DFM with production Calibre and Tessent software to deliver leading-edge products faster on all of Samsung’s process nodes.”
The pre-manufacturing flow in Closed-Loop DFM, called PRISM (Pattern Recognition & Identity Scoring Method), analyzes an IC design by deconstructing it into layout patterns and, using the Calibre Pattern Matching™ solution, identifying patterns known to have been yield detractors in the past. Samsung then uses Calibre LFD™ software along with other Calibre DFM products to spot previously unknown potential lithography hotspots and analyze their likely impacts on manufacturability. Samsung and the customer jointly make the best use of PRISM results to determine design and/or manufacturing changes needed to ensure that the customer’s unique design style achieves target yields and reduces production ramp variability.
After manufacturing, a second Closed-Loop DFM flow called FLARE (Failure anaLysis And yield Rank Estimation with DFM hotspot database) identifies yield-limiting layout patterns based on silicon results. Fail data from wafer test are diagnosed by the Foundry customer and analyzed by Samsung Foundry to identify unique layout patterns that cause yield loss. Samsung and its customers use this information to analyze systematic issues caused by physical design features to improve the ramp-up speed for design re-spins, as well as for new designs using the same IP blocks and or subsystems. Samsung Foundry (samsung.com) also uses FLARE data to improve its DFM kits to share silicon findings with customer designers. FLARE uses the Tessent Diagnosis tool for layout-aware diagnosis, the Calibre Pattern Matching solution for generating a hotspot database, and statistical analysis in the Tessent YieldInsight® product to identify the yield limiting layout patterns.
The Closed-Loop DFM flows are in production use today for customers of Samsung Foundry services. While proven in 14 nm technology, the flows can be used for ICs manufactured with other Samsung process nodes.
* Yield gain is product-dependent and is not guaranteed.
(Mentor Graphics, Mentor, Calibre, Tessent and YieldInsight are registered trademarks, and Pattern Matching is a trademark, of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
About Mentor Graphics
Mentor Graphics Corporation (mentor.com) is a world leader in electronic hardware and software design and manufacturing solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of approximately $1.18 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
|
david_smith[.]mentor.com 
